The surface detector (SD) array of the Pierre Auger Observatory containing at present 1680 water Cherenkov detectors spread over an area of 3000 km 2 started to operate since 2004. The currently used Front-End Boards are equipped with no-more produced ACEX R and obsolete Cyclone R FPGA (40 MSps/15-bit of dynamic range).
I. INTRODUCTION
T HE data taken with the Pierre Auger Observatory [2]- [7] have lead to a number of major breakthroughs in the field of ultra-high energy cosmic rays e.g. : a suppression of the cosmic ray flux at energies above 5.5 · 10 19 eV has been doubtlessly established, top-down source processes such as the decay of super-heavy particles cannot be a significant part to the observed particle flux, some anisotropy of the arrival directions of the particles with energies greater than 5.5 · 10 19 eV has been observed. The primary objective of the upgrade of the Pierre Auger Observatory will be to answer the question about the origin of the flux suppression at the highest energies, i.e. the differentiation between the GZK-effect and the maximum energy of nearby astrophysical sources. To address all scientific targets, we propose an upgrade of the Pierre Auger Observatory for improving the physics potential of the data set.
The aim of the Pierre Auger Observatory is measuring of cosmic rays at the highest energies with unprecedented statistics and resolution. The first Southern part of the Observatory is located in Argentina. It contains 1680 water Cherenkov detector stations distributed over an area of 3000 km 2 for measuring the charged particles associated with extensive air showers (EAS) and 24 telescopes with 30×30 degrees field of view and 12 m 2 mirror area each to observe the fluorescence light produced by the charged particles in the EAS during operation in clear moonless nights. The simultaneous observation of EAS by the ground array and the fluorescence light called as 'hybrid' events improves the resolution of the reconstruction considerably and, due to the calorimetric nature of the emitted fluorescence light, provides energy measurements virtually independent from hadronic interaction models.
The Cherenkov light is detected in the Pierre Auger surface detectors by three 9-inch photomultiplier tubes (PMTs) from which the signals of the anode and last dynode are digitized by 10-bit ADCs. The currently used Front-End Boards equipped with the ACEX R [8] and Cyclone R [9] FPGA are sampled with 40 MHz. However, both FPGA families are already obsolete, ACEX R chips are no more produced. Data readout of the enhanced surface detector stations will be facilitated by replacing the current readout electronics by modern stateof-the-art electronics providing three times faster sampling, a significantly enhanced dynamic range, and enabling enhanced trigger and monitoring capabilities.
PMTs read out the Cherenkov light from the 12 m 3 of purified water contained in each tank. The signals from the anodes (low-gain (LG) channel) and dynodes (high-gain (HG) channel) are transported on equal-length shielded cables to the Front End Board (FEB), attached as a daughter board to a Unified Board (UB). The UB contains a micro-controller that manages all processes related to the data acquisition in the detector station.
The splitting of the signals allows an extension of the dynamic range of the measured energy range to 15 bits with 5 bits overlapping. The system digitizes the 6 analog signals 978-1-4799-3659-5/14/$31.00 ©2014 IEEE of each detector station in the multistage differential pipeline architecture ADC. Signal filtering is performed by anti-aliasing 5-pole Bessel filters. The outputs of the six 10-bit ADCs are processed by an Altera R FPGA working as trigger/memory circuitry (TMC). The TMC evaluates the ADC outputs for interesting trigger patterns, stores data in a buffer memory, and sends an interrupt to the UB if a trigger occurs [3] .
II. REQUIREMENTS FOR AN UPGRADE
The electronics, currently used in surface detectors, were designed 10 or more years ago. 10 years in an electronics development is an epoch. Several components are not more produced, the replacement of the failed components becomes a significant factor. On the other hand, better and better understanding of fundamental processes imposes on experiments new challenges requiring higher resolution, faster measurements with higher accuracy with more sophisticated algorithms etc. Fortunately, a significant part of challenges can be accomplished with a new much powerful, energy-efficient electronics with dedicated, embedded signal processing blocks allowing an implementation of much more complicated, mathematical algorithms in real time.
III. FPGA SELECTION
In a current design Front-End Boards are pluged-into the UB on a 96-pin connector. The University of Łódź develops an intermediate design of the still plugged-in Front-End Board with all features required for a final design: a fast sampling, a wider dynamic range, a possibility to merge other experiments.
The following criteria were crucial for the FPGA selection: 1) number of LVDS receivers -to receive data from at least 8 ADCs with at least 12-bit (better 14-bit) resolution, 2) an amount of equivalent logic elements (LEs) -for an implementation of a general algorithms, 3) a capacity of embedded memory -for an implementation of large, fast buffers, typically as dual-port RAM, 4) number of variable-precision digital signal processing (DSP) blocks that can implement 18x18 embedded multipliers -important for sophisticated algorithms like: the trigger based on the Discrete Cosine Transform (DCT) [10] - [12] for a detection of very inclined "old" showers, the trigger based on an Artificial Neural Network (ANN) [13] for a detection of "young" showers, potentially generated by neutrinos [5] , 5) number of fractional clock synthesis phase-locked loops (PLLs) -to create individual PLL clocks corresponding to each ADC LVDS clock output, 6) a power consumption, All previous generations of the FEB for surface detectors were equipped in Altera FPGAs [8] [9] . However, due to a harsh competition between two large FPGA producers: Altera and Xilinx, we considered also FPGA of the 2nd one, especially the FPGA families integrating the standard fast logic with embedded micro-controllers (Hard Processing Systems -HPS) and System on Chip (SoC). Both Altera and Xilinx offer chips with HPS and SoC.
Altera's Cyclone R V FPGAs offer the industry's lowest system cost and power, with a high performance levels sufficient for high-volume applications. The SoC Altera Cyclone V SE family with ARM R -based HPS offers the biggest 896pin FPGA with only 72 LVDS lines [14] . Unfortunately, it is not enough even for six 12-bit channels (we have to take into account also differential clock lines from ADCs). Other Altera's family -Arria R V is too expensive.
The Xilinx Zynq TM -7000 family provides the software programmability of a embedded processor with the hardware programmability of an FPGA. However, only a single Xilinx SoC FPGA: XC7Z100 offers a large amount of LVDS lines: 102 for FF900 package or 120 for FF1156 one [15] . This chip can support maximal nine 12-bit LVDS ADCs (with FF1156). 4 dual-channel + a single-channel 12-bit ADCs require 4*2*12+12=108 LVDS data lines + 5*2=10 lines for differential clocks.
The University of Łódź decided to use the FPGA from the Altera's Cyclone R V E family without the SoC and HPS as not absolutely necessary for a still plugged-in FEB. The new design focuses on a reliability of the firmware (LVDS protocol with high sampling, standard and new triggers cooperations, potential lossless data compression, various modes of remote and on-side FPGA programming), optimization of the data acquisition for the final design, measurements of FEB parameters in real Argentinean pampas conditions as well as on new trigger algorithms. Additionally, all old firmware written in AHDL for ACEX, Cyclone, Cyclone III and already tested in pampas for years can be easily adjusted to the Cyclone V FPGAs. Xilinx platform, however, does not support AHDL. The firmware should be written in the VHDL or Verilog either from the scratch or should be translated from the AHDL. Experiences in a FPGA code development suggest to be very careful in simple code translation. Timing in e.g. VHDL is not the same as for the AHDL. The AHDL code translated into VHDL indicated a different timing optimization by the Quartus compiler. To keep a timing already perfectly verified in real conditions for years and to save time for additional arduous simulations for timing verification we decided to adjust the already existing AHDL code for new Cyclone V FPGAs.
Only two chips obey the above criteria : 5CEFA7 (150 kLE, 6.86 Mbit and 312 DSP 18x18 multipliers) and 5CEFA9 (301 kLE, 12.2Mbit and 684 DSP 18x18 multipliers). We decided to implement the biggest chip 5CEFA9F31I7 (industrial version with a temperature range -40 • C -+85 • C -due to large daily variation of temperature reaching even 40 • C) to keep a maximal flexibility in a development of sophisticated, resource consuming algorithms (e.g. ANN for a recognition of "young" inclined showers).
IV. DESIGN OPTIMIZATION IN LABORATORY TESTS
The proposed sampling frequency for the new FEB is 120 MHz. However, for a prototype we developed The proposed sampling frequency for the new FEB is 120 MHz. However, for a prototype we developed much faster both analog electronics with a digitizer and the FPGA code. For a development we used the Altera development kit with Cyclone V E FPGA 5CEFA7F31I7. As the ADC we used Texas Instr. ADS4249EVM (Evaluation Module) with double channel 14bit ADC with max. 250 MHz sampling. ADS4249EVM send data to the 5CEFA7F31I7 via Altera HSMC-ADC-BRIDGE in the LVDS standard. Connection between the ADC and the FPGA was a length of ∼20 cm and operated with very high reliability. Outgoing ADC clock supported next the internal PLL in the FPGA. Each PLL for a single ADC chip (each 2 channels) optimized reading LVDS interleaving data in a middle of a stable region. Even for 20 cm distance the LVDS transmission was perfect. In a developed FEB a distance between the ADCs and the FPGA is much shorter. Input signals were tested with 200 MHz sampling.
The analog section on the ADS4249EVM contains highfrequency transformer and THS4509 differential drivers. Transformers differentiate signals and cannot be used. The differential driver does not support DC-DC connections. All serial capacitors have to be removed. DC-DC connection, however, required a significant tuning of RC components to get sharp enough rising and falling edges.
The RMS measured for long traces is on a level of 2.45 ADC-unit (14-bit data processing). Nevertheless, let us notice that the noise was measured for non-standard configuration: The ADC connected to the FPGA via ADC-HSMC-BRIDGE with two HSMC connectors (total distance ∼20 cm) with manually assembled resistors and capacitors for high-frequency response optimization. We expect much better final characteristics in the final FEB. The test setup, developed originally for an optimization of the upgrade design, has been used also for test of the FIR filter based on the linear predictor to suppress the RFI contaminations in the radio detectors of the AERA [16] [17] [18] .
V. CONCLUSION
The Technical Board of the Pierre Auger Collaboration selected 8 surface detectors (hexagon + twin in the center for an investigation of possible GPS jitter) in a nord-west region of the SD array for tests of the new FEB on the Cyclone V platform with 3-4 time higher sampling and 14-bit resolution with a cooperation of the SPMT and possible other detectors. Simultaneously, the DCT triggers will be implemented parallel with the standard ones to verify the detection of very inclined showers based on an online analysis of a shape of signals in a frequency domain. 10 FEBs were ordered for a preproduction. Unfortunately, a delivery time for Cyclone V FPGA and some other components reaches 80 working days. Deployment of prototype FEBa and tests in real pampas conditions are expected in the 2nd part of 2014.
We plan tests for several months to verify 14-bit and 12bit DAQ (2 LSBs turned-off for future cheaper 12-bit ADCs), various variants of data transmission to the CDAS in the current narrow radio channel (dynamical selection of significant range of data for lossless DAQ -both in an amplitude and a time domain or dynamical summation of neighboring timebins for large signals, when details cease being significant), new trigger algorithms and e.g. NIOS support for temporary data storage.
We believe that data obtained from the intermediate FEBs provides a significant improvement of the final design for the Auger-Beyond-2015 which really allows new discoveries in astrophysical researches.
